

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Kevin J. Ryan

Examiner:

James Peikari

Serial No.:

09/434,082

Group Art Unit:

2186

Filed:

November 05, 1999

Docket:

303.306US2

Title:

PIPELINED PACKET-ORIENTED MEMORY SYSTEM HAVING A

UNIDIRECTIONAL COMMAND AND ADDRESS BUS AND A

BIDIRECTIONAL DATA BUS

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 *et. seq.*, the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicant respectfully requests that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicant requests that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicant with the next official communication.

Pursuant to 37 C.F.R. §1.97(b), it is believed that no fee or statement is required with the Information Disclosure Statement.

Serial No :09/434,082

Filing Date: November 05, 1999

Title: PIPELINED PACKET-ORIENTED MEMORY SYSTEM HAVING A UNIDIRECTIONAL COMMAND AND ADDRESS BUS AND A

BIDIRECTIONAL DATA BUS

The Examiner is invited to contact the Applicant's Representative at the below-listed telephone number if there are any questions regarding this communication.

Respectfully submitted,

KEVIN J. RYAN

By his Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. P.O. Box 2938 Minneapolis, MN 55402 (612) 349-9587

Date 14 Dec 104

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: MS Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this day of December, 2004.

Name

PTO/SB/08A(10-01)
Approved for use through 10/31/2002, OMB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
collection of information unress it contains a valid OMB control number

Substitute for form 1449A/PTO	Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Complete if Known		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many sheets as necessary)	Application Number	09/434,082	
	Filing Date	November 5, 1999	
	First Named Inventor	Ryan, Kevin	
	Group Art Unit	2186	
	Examiner Name	Peikari, James	
Sheet 1 of 1	Attorney Docket No: 303.306US2		

US PATENT DOCUMENTS						
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Filing Date If Appropriate		
	US-5,270,964	12/14/1993	Bechtolsheim, , et al.	05/19/1992		
-	US-5,598,545	01/28/1997	Childers, J., et al.	03/25/1993		
	US-5,625,780	04/29/1997	Hsieh, Wen-Jai, et al.	11/02/1994		
-	US-5,721,862	02/01/1998	Sartore, , et al.			
	US-5,903,509	05/11/1999	Ryan, K., et al.	05/04/1998		
	US-6,172,893	01/09/2001	Ryan, K.	01/05/1999		

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
		"400 Mb/s/pin SLDRAM, 4M x 18 SLDRAM, Pipelined, Eight Bank, 2.5V	
		Operation", SLDRAM Inc., Draft/Advance, SLD4M18DR400, 4 MEG x 18	
		SLDRAM,(1998),pp. 1-69	
		"Draft Standard for A High-Speed Memory Interface (SyncLink)", The Institute	
		of Electrical and Electronics Engineers, Inc. Draft 0.99 IEEE P1596.7-	
		199X,(1996),pp. 1-55	
		"New NEC Memory Technology Increases Performance by 20%",	
		http://www.nb-	
		pacifica.com/headline/newnecmemorytechnolo_1144.sh,(1997),pp. 1-2	
		"Virtual Channel Memory", NEC Electronics Inc., (1997),pp. 1-2	
		GILLINGHAM, P., "SLDRAM Architectural and Functional Overview", The	
ı		SLDRAM Consortium, (Aug. 1997),pp. 1-14	